Photoresist-free printing of amorphous silicon thin-film transistors by Miller, Scott M. et al.
APPLIED PHYSICS LETTERS VOLUME 83, NUMBER 15 13 OCTOBER 2003Photoresist-free printing of amorphous silicon thin-film transistors
Scott M. Miller and Sandra M. Troiana)
Microfluidics Research and Engineering Laboratory, Department of Chemical Engineering,
Princeton University, Princeton, New Jersey 08544
Sigurd Wagner
Department of Electrical Engineering, Princeton University, Princeton, New Jersey 08544
~Received 26 June 2003; accepted 16 August 2003!
Conventional fabrication of amorphous silicon thin-film transistors (a-Si TFTs! requires patterning
numerous photoresist layers, a subtractive process that is time consuming and expensive. This letter
describes transistor fabrication by a photoresist-free approach in which polymer etch masks are
letterpress printed from flexible polyimide stamps. Pattern registration is achieved through optical
alignment since the printed masks are thin and optically transparent. This modified fabrication
scheme produces transistor performance equivalent to conventionally fabricated a-Si TFTs. The
ability to directly print etch masks onto nonhomogeneous substrates brings one step closer the
realization of flexible, large-area, macroelectronic fabrication. © 2003 American Institute of
Physics. @DOI: 10.1063/1.1618364#The past decade has seen tremendous growth in the
number of nonconventional techniques for the fabrication of
electronic devices geared toward large-area electronics.
These emerging technologies exploit and combine the advan-
tages of conventional printing methods, like those used in
high-volume and low cost typographic products, with or-
ganic polymer and semiconductor materials for producing
flexible and large-scale sensors and displays. The assortment
of direct-print techniques includes ink- or wax-jet
methods,1–6 gravure methods,7 offset-based techniques,8,9
screen printing,10,11 surface-chemistry mediated transfer,12
convective flow assembly,13 and flexible letterpress stamping
~FLEPS!.14
The FLEPS method has been used to pattern films of
polystyrene ~PS! and other thermoplastic polymers with
micrometer-scale feature sizes. The procedure is highly con-
ducive to pattern transfer on rigid or flexible and flat or
curved substrates including glass, silicon, and plastic. Photo-
lithography and etching are used to fabricate the stamp from
a 50 mm polyimide foil ~DuPont Kapton®E!, creating raised
features 12 mm high and about 1–100 mm wide; photolithog-
raphy is not used thereafter.
The schematic diagram in Fig. 1 illustrates the four steps
of the printing process. A carrier substrate is spin coated with
a PS15 and toluene solution. In these studies, the PS thickness
was chosen to be about 900 nm. The solid film is heated
above the glass transition temperature Tg and made to con-
tact a flexible stamp with features defined in relief @Fig.
1~a!#. The stamp is peeled away and cooled to room tempera-
ture. The inked stamp is then aligned with a workpiece that
may have been prepatterned @Fig. 1~b!#. This assembly is
transferred to a hotplate to remelt the PS and facilitate trans-
fer @Figs. 1~c! and 1~d!#. Studies indicate that rapid separa-
tion of liquid coated surfaces distributes the coating evenly
between the two surfaces.16 In this study, the final etch mask
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mer films printed in this way are very good masks for both
wet and dry etching. The transfer method works well with
heterogeneous surfaces and is therefore suited to printing
onto workpieces whose surfaces are coated with different
materials.
In this letter, we describe how FLEPS has been used to
fabricate amorphous silicon thin-film transistors ~TFTs! with
a bottom-gate structure and the four-layer design shown in
Fig. 2. A 100 nm chromium film was deposited by electron-
beam ~e-beam! evaporation onto a 1.1 mm thick Corning
1737 glass slide. The Cr was patterned as the gate electrode
of the TFT by letterpress printing a PS mask and wet etching
the unmasked Cr;17 the PS mask was stripped with toluene
and ultrasonic agitation. Films of silicon nitride, intrinsic
amorphous silicon (a-Si), and n1 doped amorphous silicon
were then deposited by plasma enhanced chemical vapor
deposition ~PECVD!.18 E-beam evaporation of a 100 nm Cr
film for the top electrodes concluded the deposition se-
quence.
FIG. 1. Schematic diagram of letterpress printing process. ~a! Inking of
relief features on a polyimide stamp by contact with a molten, spin cast
polymer film. ~b! Microscope alignment of the inked stamp with a patterned
workpiece. The edges of the substrate stack are held in place by glass slides.
The two black rectangles represent a previously pattered film. ~c! Stack
transfer to a hotplate to induce polymer melting and facilitate transfer. ~d!
Stamp removal leaves printed polymer film.7 © 2003 American Institute of Physics
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electrode was performed manually by gauging registration
optically with a microscope. Although the stamp fabrication
process roughens the recessed regions of the surface to make
them opaque, it leaves the relief portions flat and transparent.
When coated with the polymer ink, these regions remain
transparent if the polymer surface is smooth. A viscous fin-
gering instability that occurs with feature sizes larger than
the instability wavelength ~;12 mm for PS film thickness
and mol. wt. used! can, however, generate a rough surface
that scatters light. This problem is remedied by heating the
polymer above Tg and allowing capillary forces to smooth
the film surface. Annealing produced transparent films even
for the largest features sizes printed, allowing surfaces with
large or small features to be aligned visually.
The source–drain pattern was printed in this way, defin-
ing the channel dimensions for the transistor. The Cr film
was etched is the same manner as the gate layer. The n1
a-Si film was then etched by reactive ion etching ~RIE!19
using the same mask, which was then removed. The intrinsic
silicon islands and the gate dielectric contact holes were each
patterned by printing a PS mask and etching with RIE.
The transistor channel length was designed to be 20 mm.
The channel and gate widths were 400 and 170 mm, respec-
tively. An optical micrograph of an a-Si TFT fabricated with
letterpress-printed etch masks is shown in Fig. 3. The dimen-
sions for this transistor were chosen to simplify the align-
ment process; currently, FLEPS can print etch mask films
with feature sizes less than 3 mm.14 Refinement, optimiza-
tion, and automation of the printing and alignment steps will
allow fabrication of etch mask with even smaller feature
sizes.
FLEPS fabrication eliminates the need for time-
consuming steps like the spin coating of photoresist layers,
pre- and postbaking, UV exposure of photoresist through op-
tical masks, and chemical development of photoresist pat-
terns. All of the other processing steps follow a standard
FIG. 2. Cross-sectional and plan views of the a-Si TFT fabrication process.
~a! The chromium bottom gate electrode is deposited and patterned by print-
ing and etching. ~b! Four additional layers are deposited onto the substrate:
Silicon nitride gate dielectric, intrinsic and n1 doped a-Si layers, and chro-
mium. The chromium and n1 layers are patterned as the source and drain
electrodes. ~c! The intrinsic ~semiconductor! a-Si island is patterned. ~d! A
contact hole is opened through the silicon nitride dielectric film for probing
the gate electrode.Downloaded 15 Sep 2006 to 131.215.240.9. Redistribution subject tophotolithography-based fabrication scheme. To compare the
performance obtained with the letterpress printed devices, we
fabricated two sets of TFTs in parallel—one set by conven-
tional photolithographic processing, the other set using
letterpress-printed masks. All deposition and etching steps
were carried out simultaneously.
Measurements of the electrical performance of TFTs fab-
ricated with the PS etch masks are shown in Fig. 4. The
transfer characteristics ~the drain current Id dependence on
gate voltage Vg) are shown in Fig. 4~a! for source–drain
voltages of Vds50.1 V and 10 V. Also shown in Fig. 4~a! are
the respective gate leakage currents (Ig). The on/off current
ratio is about 23106, equivalent to the conventional TFTs.
The ratio of the Id values at Vg520 V for Vds50.1 V and
FIG. 3. Optical micrograph of an a-Si TFT fabricated by letterpress printed
etch masks. The transistor channel length and width are 20 mm and 400 mm,
respectively. The gate width is 170 mm.
FIG. 4. Device performance of a-Si TFTs fabricated with letterpress-printed
etch masks. ~a! Transfer characteristics. ~b! Output characteristics.
 AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
3209Appl. Phys. Lett., Vol. 83, No. 15, 13 October 2003 Miller, Troian, and Wagner10 V is less than 100, suggesting a series resistance. The
electron mobilities in the linear (m linear) and saturation (msat)
regions, the threshold voltages, and the subthreshold
slopes20,21 for both sets of TFTs are shown in Table I. The
output characteristics (Id as a function of Vds) are plotted in
Fig. 4~b!; the behavior is linear at low Vds .
We have fabricated functioning a-Si TFTs by using di-
rectly printed etch masks formed by FLEPS. The electrical
performance of these TFTs is equivalent to those fabricated
by conventional photolithography. The direct printing of etch
masks eliminates several processing steps for each device
layer. Because all except the etch mask formation follows
standard fabrication procedures, this photoresist-free scheme
also allows smooth integration into more traditional process
flows. We are currently exploring the use of FLEPS for
single-step deposition of functional device layers like gate or
interlayer dielectrics. This capability would be especially
useful for large-area, electronic, device fabrication.
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